Design of a 6～18 GHz 8-Bit True Time Delay Using 0.18-μm CMOS
نویسندگان
چکیده
منابع مشابه
A 24-GHz Phased-Array Receiver in 0.13-μm CMOS using an 8-GHz LO
This paper presents a 24-GHz two-channel phasedarray receiver. The receiver adopts the LO-phase-shifting approach and employs a sub-harmonically injection-locked phaseshifter. A CMOS-only prototype, fabricated in a 130-nm SiGe BiCMOS technology, draws 16-mA of current from a 1.5-V supply and consists of a injection-locked oscillator (operating as a phase-shifter, LO-buffer and frequency multipl...
متن کاملA 60-GHz Low Noise Amplifier in 0.13-μm CMOS
The low noise amplifier (LNA) serves as the first component of the radio frequency receiver system. The performance of LNA determines the sensitivity and selectivity of the receiver. In order to maximize performance the gain, noise figure and input matching of LNA needs to be optmized. This paper presents a 60GHz low noise amplifier on 0.13-μm standard CMOS technology designed using classical n...
متن کاملDesign and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 μm CMOS
This paper presents a compact two-stage ultrawideband low-noise amplifier (LNA). A common-gate topology is adopted for the input stage to achieve wideband input matching, while a cascode stage is used as the second stage to provide power gain at high frequencies. A low power consumption and a small chip area are obtained by optimizing the performance of the LNA with tight constraint on biasing ...
متن کاملAnalysis and Design of 8-Bit CMOS Priority Encoders
A comprehensive review and fair comparison of previous priority encoder (PE) designs over the past one and a half decades are presented using a 45 nm technology. Further, potential limitations of existed PEs are identified, based on which we propose a robust PE design. The new PE is able to eliminate race condition and charge sharing problem which are su↵ered by almost all the previous designs....
متن کاملA 0 . 8 ps - LSB , 10 - bit , 0 . 018 mm 2 Time - to - Digital Converter
A time-to-digital converter, using a charge pump to translate time interval into charge and a SAR-ADC quantizing the charge, can achieve sub-picosecond resolution. To improve the linearity and area occupation, we propose a sampling method and a layout pattern for the capacitive DAC in the SAR-ADC. The prototype chip was fabricated in 65nm CMOS. The measured DNL and INL are -0.6/0.8 ps and -2.56...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korean Institute of Electromagnetic Engineering and Science
سال: 2017
ISSN: 1226-3133,2288-226X
DOI: 10.5515/kjkiees.2017.28.11.924